skip to main | skip to sidebar

DSP WORLD

Welcome to Digital Signal Processing World!

Total Pageviews

Thursday, May 14, 2009

Verilog port maping style

.porta(1'b0,2'b01,4'h0xa,{1'b0,c[1],d[4],2'b11,16'h0xaabb})
Posted by Mydream at 11:22 PM

No comments:

Post a Comment

Newer Post Older Post Home
Subscribe to: Post Comments (Atom)

Blog Archive

  • ►  2018 (3)
    • ►  April (3)
  • ►  2017 (3)
    • ►  August (3)
  • ►  2015 (1)
    • ►  January (1)
  • ►  2014 (2)
    • ►  December (1)
    • ►  November (1)
  • ►  2012 (3)
    • ►  July (2)
    • ►  February (1)
  • ►  2011 (3)
    • ►  August (1)
    • ►  January (2)
  • ►  2010 (1)
    • ►  August (1)
  • ▼  2009 (18)
    • ►  December (2)
    • ►  November (3)
    • ▼  May (3)
      • Verilog port maping style
      • using AWK utility - simple one
      • Verilog quick Manual
    • ►  April (1)
    • ►  March (3)
    • ►  February (6)
  • ►  2008 (54)
    • ►  October (15)
    • ►  September (30)
    • ►  August (2)
    • ►  July (6)
    • ►  February (1)

About Me

Mydream
View my complete profile