Testable design methodology for clock domain crossing

Testable design methodology for clock domain crossing

United States Patent 7293214

http://www.freepatentsonline.com/7293214.html